New here? Post 10 threads to unlock access to threads, or upgrade now to access Crax all content instantly!
Join CraxPro and earn real money through our Credit Rewards System. Participate and redeem credits for Bitcoin/USDT. Start earning today! Read the detailed thread here
You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser.
What you'll learn:
Learn the FPGA based AXI4 Bus Protocol, including AXI4-Lite and AXI4 Stream with RTL / Verification in VHDL and Verilog
AXI4 Bus signals and Master / Slave Handshaking
Verification of the AXI4 Protocol and interfacing to Vendor IP
Simulation Demonstrations in Verilog and VHDL...